



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 1177

SERIAL NUMBER 10/500,875	FILING DATE 07/07/2004 RULE	CLASS 327	GROUP ART UNIT 2816	ATTORNEY DOCKET NO. 60188-891
-----------------------------	---------------------------------------	--------------	------------------------	-------------------------------------

APPLICANTS

Shiro Dosho, Ikeda-shi, JAPAN;

Naoshi Yanagisawa, Osaka-shi, JAPAN;
 Masaomi Toyama, Takatsuki-shi, JAPAN; Keijiro Umehara, Uji-shi, JAPAN;
 Masahiro Fukui, Ibaraki-shi, JAPAN;
 Takefumi Yoshikawa, Katano-shi, JAPAN;
 Toru Iwata, Osaka-shi, JAPAN;
 Shiro Sakiyama, Yawata-shi, JAPAN;
 Ryoichi Suzuki, Takatsuki-shi, JAPAN;

** CONTINUING DATA ***** *YES DL* *****
 This application is a 371 of PCT/JP03/06428 05/22/2003

** FOREIGN APPLICATIONS ***** *YES DL* *****
 JAPAN 2002-148129 05/22/2002
 JAPAN 2002-262793 09/09/2002
 JAPAN 2002-286987 09/30/2002

Foreign Priority claimed 35 USC 119 (a-d) conditions met Verified and Acknowledged	<input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance <i>DL</i> Examiner's Signature Initials	STATE OR COUNTRY JAPAN	SHEETS DRAWING 31	TOTAL CLAIMS 44	INDEPENDENT CLAIMS 4
--	---	------------------------------	-------------------------	-----------------------	----------------------------

ADDRESS
 Jack Q Lever Jr
 McDermott Will & Emery
 600 13th Street NW
 Washington , DC
 20005-3096

TITLE
 Low-pass filter for a pll, phase-locked loop and semiconductor integrated circuit